





$$\begin{aligned}
 a+0 &= a \\
 a+bc &= (a+b)(a+c) \\
 a+\bar{a} &= 1 \\
 a+1 &= 1 \\
 a+ab &= a \\
 a+\bar{a}b &= a+b \\
 ab+a\bar{b} &= a \\
 ab+\bar{a}b &= b \\
 ab+\bar{a}b &= b \\
 ab+\bar{a}b &= b \\
 ab+\bar{a}b &= b
 \end{aligned}$$

$$\begin{aligned}
 a \cdot 1 &= a \\
 a(b+c) &= ab+ac \\
 a \cdot \bar{a} &= 0 \\
 a \cdot 0 &= 0 \\
 a(a+b) &= a \\
 a(\bar{a}+b) &= ab \\
 (a+b)(a+\bar{b}) &= a \\
 (a+b)(a+\bar{b}+c) &= (a+b)(a+c) \\
 (a+b)(\bar{a}+c)(b+c) &= (a+b)(\bar{a}+c)
 \end{aligned}$$


$$\begin{aligned}
 \text{NAND}(A, A) &= \bar{A} = \text{NOR}(A, A) \\
 \text{NAND}(\text{NAND}(A, B), \text{NAND}(A, B)) &= A \cdot B = \text{NOR}(\text{NOR}(A, A), \text{NOR}(B, B)) \\
 \text{NAND}(\text{NAND}(A, A), \text{NAND}(B, B)) &= A \vee B = \text{NOR}(\text{NOR}(A, B), \text{NOR}(A, B))
 \end{aligned}$$



Registro Master/Slave





Flip-Flop Data






Latch no sirve para circ. recurrentes

Decodificador



Multiplexor



Circ. rec: # finite estados & Estados etc. durante ciclo reloj & salida en f (contando) & al final calc. el val. Circ. rec. min. 5 flip-flops datos



b=8bit, w=16bit, l=32bit
 add (add, sbb) mul s
 sub: d=d-s imul s
 inc: d++ div s
 dec: d-- idiv s
 neg: d=-1

mul/argl	destH	destL
8	AL	AL
16	AX	AX
32	EAX	EAX

disp(base, index, scale)

div/dividend	remain	quot
8	Ax	AL
16	DX, AX	AX
32	EDX, EAX	EAX

\$: numeron %reg

mov s, d

lea mem, reg load address of mem into reg

movs s, d extend w sign

movz s, d " w 0's

cmp a1, a2 # sub a1, a2

test a1, a2 # bitwise AND

9

cmp a, b

jg ll # if(a > b)

test i, b

jnz L2 # if(b[length] == 1)

test a, a

jz label # if(a == 0)

cmp a, b

jz L5 # if(a == b)

push s

pop d # addl x, esp / mov x(%esp), d

call lab

ret

1 Llamador apila args en orden inverso y llama con call

2 se encadenan reg act. ebp

3 se reorg. reg segun convencion (ebx, esi, edi, esp, ebp. modificar: eax, ecx, edx)

4 se agranda reg oct. para variables locales

5 calcular

6 valor de ret en eax

7 borrar variables globales y restituir reg guardados

8 usar ret

9 depilar args

res = proc(arg1, arg2)

push arg2

push arg1

call proc

movl %eax, res

addl \$8, %esp

*

leave

movl ebp, esp

popl ebp

je on equal

jne on not equal

jg on greater

jge on " equal

jl on less

jle on less equal

jlo on overflow

jnz on not zero

jz on zero

ja signed

jbe " "

jnb " "

jbe " "

jmp jump

and s, d

or s, d

xor s, d

not d

ror d

rol d

shr d >>1

shl d <<1

sar d >>w/sign

sll d <<1

scrl arg

scrl arg

int proc(int p1, int p2){

int local;

return local;

Proc:

pushl %ebp

movl %esp, %ebp

pushl edi

pushl esi

pushl ebx

subl 4, esp

movl -16(%ebp), eax

addl 4, esp

popl ebx

popl esi

popl edi

leave


AR: Address Register
 IR: Instruction register
 PC: Program Counter
 R-BANK: Registry bank
 SE: Flags (Valido 1 ciclo de reloj)


ABI: Address bus interface
 DBI: Data bus interface

Fetch1: Pido la instrucción a ejecutar (PC en bus de direcciones y Read)
 Fetch2: Escribir la instrucción en IR
 Decode: PC++ (@4 → ALU) mientras Control unit decodifica
 Execute: Ejecuta

M32: Arquitectura lógica

op reg_s, val, regd regd = reg_s op val
 op addr, reg Lectura en memoria
 op reg, addr Escritura en memoria
 salto disp Saltos condicionales





OP-ALU	CODE	Z
@ADD	0000	X@Y
@ADDX	0001	X@Y@PC
@SUB	0010	X@Y@1
@SUBX	0011	X@Y@PC
@AND	0100	X&Y
@OR	0101	X Y
@XOR	0110	X^Y
@SLL	0111	X<<Y
@SRL	1000	X>>Y
@SRA	1001	X>>Y

OP-Y-SEL	CODE	Y
@0	00	0
@4	01	4
@INST	10	if (Inst[13]=1) Ext3(Inst[13-0]) else Reg
@DISP	11	Ext3(Inst[23-0])

OP-ABI	CODE	Description
@W	00	Dirrecciona una palabra (word)
@H	01	" media " (Half-word)
@B	10	" un byte

M32: arquitectura

OP-DBI	CODE	Description
@LDW	000	lee una palabra (word)
@LDUH	001	" media " sin signo
@LDSH	010	" " " con "
@LDUB	011	" un byte sin "
@LDSB	100	" " " con "
@STW	101	Escribe una palabra
@STH	110	" media "
@STB	111	" " "

