Hierarchy and Partitioning





Specifying Hierarchy in Verilog

```
module top (clock, data_in, ... ,data_out);
input clock;
input [7:0] data_in;
output [7:0] data_out;
// outputs of declared modules type wire
or tri
```

```
chiplet1 u1 (.clock(clock),
.Din(data_in),
.Dout(data_out);
```

```
chiplet u2 (.clock ... );
endmodule
```





Hierarchy (cont'd)

```
module chiplet1 (clock, Din, Dout);
input clock;
input [7:0] Din;
output [7:0] Dout;
wire [7:0] Dout;
wire control;
```

dataUnit u1 (.clock (clock), .DatIn(Din), .control(ConIn), .DatOut(Dout));


```
controller u2 (.clock(clock),
                         .control(ConOut), ... )
```

endmodule





Hierarchy (cont'd)





Synopsys University Courseware 2008 Synopsys, Inc. Lecture - 6 Developed By: Paul D. Franzon

NC STATE UNIVERSITY

Scope in Hierarchy

- What is the scope of Dout?
- How would you refer to DatIn from top, assuming it is also a variable name inside module dataunit ?





Partitioning a Design

- ie. Deciding what to put in each module.
- General Rule:
- Make the synthesized units reasonably small while keeping them as sensible synthesis targets.
- Why?
 - Synthesis is performed serially on modules or module groups
 - Synthesis run time $\propto e^{gate-count}$
 - Hence two 1,000 gate modules synthesize faster than one 2,000 gate module (if highly interconnected internally)






Sensible Synthesized Units

- <u>Synthesized unit</u> = module or module sub-hierarchy that is synthesized as single unit
- Sensible constraints:
 - Critical path contained within synthesized unit
 - Every path from input to output must pass through a register
 - Sharable resources within synthesized unit
 - Must be within same procedural block for automatic resource sharing
 - One synthesis strategy only
 - E.g. Separate FSM, as has a different synthesis strategy
 - One clock if at all possible
 - Registered outputs if at all possible
 - Important to register outputs if they are connected to someone elses design
 - Add internal structure where "good structures" can be human specified
 - All logic at leaf cell modules only
 - i.e. No "glue" logic





Partitioning Example



Notes:


- circles = combinational logic
- bar instanced twice as U2 and U3





Problems with this Partitioning

- Problems/Issues:
- U1
- U2:
- U3:
- U4:
- U5:








Possible Fixes

- Problems/Issues:
- U1
- U2:
- U3:
- U4:
- U5:







Synthesis Script To Address Problems/Issues

Write top level Verilog module (ignoring details of inputs and outputs): module top (); . . . endmodule; Synthesis Script Extract: (instead of current compile): // on worst case cells/conditions: Characterize calculates characterize -constraints {U1} input and output delays due current design foo to connected logic. Determines compile input_delay and driving_cell current design top group {U4 U5} -design name pets -cell name U10 Creates new module "pets" characterize -constraints {U10} current design pets + compile current design top





Script (cont'd)

uniquify -cell U3 -new_name bar2 characterize -constraints {U2} current_design bar compile current_design top characterize -constraints {U3} current_design bar2 compile current_design top report_timing

Creates temporary module name for U3 so it can be synthesized separately from U2

If report timing specifies a critical path that spans multiple modules, then you should revisit partitioning or group those together and resynthesize the grouped module





Questions on Script

- Is the area of the logic in the timing path from U1 to U2 optimal?
- Why should every path in a synthesized unit contain a register?
- Why should outputs that interface with other designers be registers?





Partitioning (cont'd)

 If your hierarchy is such that the leaf cell modules are the desired synthesis units, and there is no need to optimize logic across module boundaries, then just use:

current_module top
compile


- This automatically synthesizes the leaf cell modules
- Note, current_instance is the most recent module read unless you tell Synopsys otherwise
- You should have NO GLUE LOGIC between synthesized units
 - Otherwise you have to expand the size of the synthesized unit to include that logic, or (less desirably) use group and flatten to create a "super module"





Exercise

• What is wrong with this partitioning?







Partitioning

- Remember:
 - Partition the design into the smallest modules that
 - Entirely contain the critical paths
 - Have FFs for all outputs (as much as practical)
 - Contain sharable logic
 - Make sense from a design perspective



