

Introduction to High Level Simulation using VCS

Ronald Valenzuela Corporate Application Engineer

Legal Reminder

CONFIDENTIAL INFORMATION

 Information contained in this presentation reflects Synopsys plans as of the date of this presentation. Such plans are subject to completion and are subject to change. Products may be offered and purchased only pursuant to an authorized quote and purchase order. Synopsys is not obligated to develop the software with the features and functionality discussed in the materials.

SYNOPSYS CONFIDENTIAL

 Copyright ©2009 Synopsys Inc. All Rights Reserved. Forwarding or copying of this document, in any medium, in whole or in part, or disclosure of its contents, to other than the authorized recipient, is strictly prohibited.



Agenda

- High level Simulation
 - Introduction
 - Basic Verilog Simulation
 - SystemVerilog for Verification
 - A SystemVerilog Example
- Simulating with VCS
 - VCS Introduction
 - Debugging



Agenda

- High level Simulation
 - Introduction
 - Basic Verilog Simulation
 - SystemVerilog for Verification
 - A SystemVerilog Example
- Simulating with VCS
 - VCS Introduction
 - Debugging



Why High Level Simulation

Challenges:

• Design Size/Complexity with Many module and design interdependencies.

Solution Requirements

• Achieve the most reliable, smart, efficient and expeditious to deliver first-time-working silicon on time.

• Find and fix all bugs in design early before tapeout. Cost of fixing them increase exponentially with time as design evolve.

Proposed Solution:

- SystemVerilog provides key technologies. Complex synchronization and timing mechanism, concurrent proccess allowing to simulate real and dynamic tests.
- SystemVerilog support OO methodology allowing development of reliable and reusable test environments.

Test environment

Testbench —

A complete verification environment applying *stimulus and checking the response of a design to implement one or more testcases. A testcase can be verified using a directed testbench or constrained-random testbench with functional coverage.*

*Verification Methodology Manual for SystemVerilog





Agenda

High level Simulation

- Introduction

- Basic Verilog Simulation

- SystemVerilog for Verification
- A SystemVerilog Example
- Simulating with VCS
 - VCS Introduction
 - Debugging



The Simplest Verilog Testbench

<pre>// Timescale: #1=1ns, resolution 10ps `timescale 1ns/10ps module FSM_Testbench; // Inputs reg Clock; reg Reset;</pre>	module FSM_module (input Clock, input Reset, output reg [1:0] state, output reg out); endmodule			
// Outputs wire [1:0] state; wire out;				
// Device Under Test FSM_module DUT(// Inputs Clock(Clock)	VCS			
.Reset(Reset), // Outputs .state(state), .out(out)	simv			
// Clock element always #5 Clock = ~Clock;				
<pre>// Input stimulus initial begin Clock = 0;</pre>	Chronologic VCS simulator copyright 1991-2008 Contains Synopsys proprietary information. Compiler version B-2008.12; Runtime version B-2008.12; Dec 20 05:08 2010 State: 1 Output: 0 State: 2 Output: 1 State: 0 Output: 0 State: 2 Output: 0 State: 2 Output: 1 \$finish called from file "/rtl/simple_verilog.v", line 37. \$finish at simulation time 8000 V C S S im u lation Report			
endmodule	Time: 80000 ps CPU Time: 0.020 seconds; Data structure size: 0.0Mb Mon Dec 20 05:08:19 2010			



The Simplest Verilog Testbench





Value Change Dump

l	Jser: (ur	nknown)@i	gcae140	Date: 12/20/2010	Total Time Range: 0 - 7500	Page 1 of 1	
#	Desig.	Signal	Value	Time: 0 - 7500 x 10ps (C1:1664REF)			
				0	ci: 1004ref 2000	leooo	
001	V1	Clock	St1				
002	V1	Reset	St1				
00 3	V1	state[1:0]	2'h0		0 1 2		
004	V1	out	sto				
							u a rila a di
							vernog.au
							Can be loaded
							Disco
							Visualiza
001: FS	V_Testench	1.Ckock, 002: F5%	/_Telbench. Relet, 003	: FSM_Teabench.state(1:0), 004: FSM_	_Teatherich.out		
							Environment (D

Discovery Visualization nment (DVE).



Other Features

Tasks:

```
task reset_test;
$display("Task reset_test: asserting and checking reset\n");
reset_p <= 1;
#40 reset_p <= 0;
if( fsm.state != 0)
$strobe( "\n***Time: %04d State: %02d. Failed\n", $time, fsm.state );
endtask
```

Functions



Agenda

High level Simulation

- Introduction
- Basic Verilog Simulation
- SystemVerilog for Verification
- A SystemVerilog Example
- Simulating with VCS
 - VCS Introduction
 - Debugging



SystemVerilog for Verification

- Clocking Blocks
- Classes Verification Expect Checks
- Methods, Properties (OOM) Concurrency and Control
- Functional Coverage



The SystemVerilog Test Environment





Clocking Block

"The clocking block construct identifies clock signals and captures the timing and synchronization requirements of the blocks being modeled"





* Source IEEE Std. 18000



Interface Block

interface #(WIDTH=8) simple_bus; // Definition logic req, gnt; logic [WIDTH-1:0] addr, data; logic [1:0] mode; logic ready, data; endinterface

module memMod(simple_bus a, input logic clk);
// Access the simple_bus interface

module cpuMod(interface a, input logic clk);
// Access the simple_bus interface

module top; // Interface Instantiation
 logic clock;
 simple_bus sb_intf;
 memMod mem1 (.a(sb_intf), .clk(clock));
 cpuMod cpu1 (.a(sb_intf), .clk(clock));
endinterface

• Variables & Nets are inout and ref by default.

• An interface can have parameters, constants, variables, functions, and tasks.

• The types of elements in an interface can be declared, or the types can be passed in as parameters.



Clocking & Interfaces directions

```
interface bus_A (input clk);
logic [15:0] data;
logic write;
modport test (input data, output write);
modport dut (output data, input write);
endinterface
```

 modport allows to declare direction explicitly.

 Clock block sees direction as seeing from outside the block.



Program Block

```
program fifo_test (
    output logic rst_n;
    input clk;
    output logic [15:0] data_in;
    input [15:0] data_out;
    output logic push_req_n, pop_req_n, diag_n;
    input empty, full, almost_empty,
        almost_full, half_full, error;
    // declarations
    // instantiations
    // tasks...
    // initial block
endprogram
```

• Simplify the creation and maintenance of testbenches.

 Can be instantiated and individually connected.

*Since the program block drives data to the DUT input and reads data from the DUT output, the port directions in the programblock are opposite to those of the DUT.



Constrained Random Stimulus

```
/// Definition: Random Write Data Class
```

```
class random_write_data;
rand logic [`WIDTH-1:0] data [`DEPTH];
rand logic [15:0] data_rate;
constraint reasonable {
    data > 0;
    data_rate dist { [1:8] := 10 , [128:135] := 10,
       [512:519] :=1 } ;
}
```

```
endclass
```

int result; random_write_data r = new; result = r.randomize(); • rand keyword identifies signals as randomizable data field

 dist construct specify ranges and weights

• Can be instantiated in a program block



Verification Expect Checks

- Assertions:
 - Immediate assertions
 - Follows simulation semantics, same as procedural block. False if evaluates to X,Z or 0.
 - Concurrent assertions
 - Based on clock semantics, use sampled values of variables. Expression is tied to clock definition.

* While an immediate assertion describes a logic behavior at an instant of time, a concurrent assertion detects a behavior <u>over a period of time</u>.

Immediate assertions

label : assert (expression) statement1; else statement2;

```
task req_test;
time t;
...
if (fsm.state == REQ)
        assert (req1 || req2) ;
        // Do Nothing
        else begin
        t = $time;
        #5 $error("assert failed at time %0t", t))
        end
endtask
```

Action blocks or statement can be null

 Failure block can have one of the following: \$fatal, \$error, \$warning, \$info.



Concurrent assertions

label : assert property (property statement) statement1; else statement2;

```
module fsm_module ()
always @ (posedge clk) begin
  if (state == REQ)
         assert property (@(posedge clk)
                             Reg |-> ##[1:2] Ack );
         // Do Nothing
          else begin
            t = time;
            #5 $error("assert failed at time %0t", t)
         end
end
endmodule
```

• If variable used is clocking block input then is sampled by it (the actual value is produced by the block).

 Characterized by property keyword, specify design behavior

• properties can be defined as sequences



Expect statement

label : expect property (property statement) statement1; else statement2;

```
task mytask;
...
if (expr1) begin
    expect ( @(posedge clk) a ##1 b ##1 c )
        pass_block();
    else
        fail_block();
end
endtask
```

• Similar syntax to concurrent assertion but must occur within procedural block.

• It blocks until evaluation.



Classes, Properties & Methods

• A class is a type that includes data and subroutines (functions and tasks) that operate on those data.

class Packet: bit [7:0] command; bit [40:0] address; bit [4:0] packet_id; integer status; function new(); command = IDLE: address = 41'b0;packet_id = 5'bx;endfunction function integer current_status(); current status = status; endfunction endclass



Classes, Properties & Methods

virtual class device: task driveRamData(input logic [7:0] data); vintf.CBcntrlr.ramData <= data: endtask function logic [7:0] getBusData(); return vintf.CBcntrlr.busData: endfunction function logic [5:0] getRamAddr(); return vintf.CBcntrlr.ramAddr: endfunction function logic [7:0] getRamData(); return vintf.CBcntrlr.ramData; endfunction function logic getRdWr_N(); return vintf.CBcntrlr.rdWr_N; endfunction extern virtual function logic getCe_N(); extern virtual task waitCe_N(); endclass

• We can define virtual methods that will be defined in derived classes

class device0 extends device; function logic getCe_N(); return vintf.CBcntrlr.ce0_N; endfunction task waitCe_N(); @vintf.CBcntrlr.ce0_N; endtask endclass

Concurrent Processes

fork //fork CPU 0 repeat(256) begin cpu0.randomize(); cpu0.request bus(); cpu0.writeOp(); cpu0.release bus(); cpu0.request_bus(); cpu0.readOp(); cpu0.release_bus(); cpu0.delay_cycle(); end //fork CPU 1 repeat(256) begin cpu1.randomize(); cpu1.request_bus(); cpu1.writeOp(); cpu1.release bus(); cpu1.request_bus(); cpu1.readOp(); cpu1.release bus(); cpu1.delay cycle(); end ioin

 Fork/join blocks are the primary mechanism for creating concurrent processes.





Functional Coverage

- Is a user-defined metric that measures how much of the design specification has been exercised.
 - It is user-specified and is not automatically inferred from the design.
 - It is based on the design specification, independent of the actual design.

The SystemVerilog functional coverage constructs

- Coverage of variables and expressions, as well as cross coverage between them.
- Automatic as well as user-defined coverage bins
- Associate bins with sets of values, transitions, or cross products
- Filtering conditions at multiple levels
- Events and sequences to automatically trigger coverage sampling
- Procedural activation and query of coverage
- Optional directives to control and regulate coverage



covergroups & coverpoints

```
covergroup range @(negedge, memsys test top.dut.Umem.adxStrb);
  a: coverpoint memsys_test_top.dut.Umem.busAddr{
      bins m_state[] = {[0:255]};
Endgroup
enum logic [1:0] {IDLE, START, WRITE0, WRITE1} st;
covergroup cntlr cov @vintf.CBmemsys;
   b: coverpoint memsys_test_top.dut.Umem.state {
     bins t0 = (IDLE \Rightarrow IDLE):
     bins t1 = (IDLE => START);
     bins t2 = (START => IDLE);
     bins t3 = (START => WRITE0);
     bins t4 = (WRITE0 => WRITE1);
     bins t5 = (WRITE1 => IDLE);
     bins bad_trans = default sequence;
endgroup
```

- For example we can check that an entire address space is tested.
- Or we can also check valid transitions for certain state machine.



HTML Report

Testbench Group List

dashboard | hierarchy | modlist | groups | tests | asserts



dashboard | hierarchy | modlist | groups | tests | asserts





Agenda

High level Simulation

- Introduction
- Basic Verilog Simulation
- SystemVerilog for Verification
- A SystemVerilog Example
- Simulating with VCS
 - VCS Introduction
 - Debugging



Example: Typical system scenario



* Example taken from VCS[®]/VCSi[™] Testbench Tutorial Suite



Arbiter

- Implements round-robin arbitration algorithm between two CPUs.
- CPUs drive a request through request[n].
- Arbiter queues the request and determine which CPU gains access (grant[n]).

SALIDESAS

Predictable Success





Testing: Defining a program

program arb_test(input clk, input [1:0] grant_p, output logic [1:0] request_p, output logic reset_p);

```
task reset test;
   $write("Task reset_test: asserting and checking reset\n" );
   reset p \le 1;
   repeat (2) @(posedge clk);
  reset p \le 0;
  request p \le 2b00;
  reset_check: expect(@(negedge clk) grant_p == 2'b00) $display($time, "Passed")
                                                           else <a>stisplay</a>($time, "Failed");
endtask
task drive test1;
   $write("Task drive_test1: driving request and checking grant for CPU0 \n");
   @(posedge clk) request p <= 2'b01;
   @(posedge clk);
   grant h: expect(@(negedge clk) grant p == 2b01) $display($time, "Passed")
                                                     else $display($time, " Failed");
   @(posedge clk) request_p <= 2'b00;
```

@(posedge clk);

. . .

grant_l: expect(@(negedge clk) grant_p == 2'b00) \$display(\$time, "Passed") else \$display(\$time, " Failed");

endtask

20110h2A2

Predictable Success

Testing: Defining a program (contd.)

```
task drive_test2;
$write("Task drive_test2: driving request and checking grant for CPU1\n");
@(posedge clk) request_p <= 2'b10;
@(posedge clk);
grant_h: expect(@(negedge clk) grant_p == 2'b10) $display($time, "Passed")
else $display($time, " Failed");
@(posedge clk) request_p <= 2'b00;
@(posedge clk);
grant_l: expect(@(negedge clk) grant_p == 2'b00) $display($time, "Passed")
else $display($time, "Failed");
```

endtask

. . .



Testing: Defining a program (contd.)

endtask

```
initial begin
    reset_test();
    drive_test1();
    drive_test2();
    drive_test3();
    $finish;
    end
endprogram
```


Testing: Top level module (contd.)

```
module arb_test_top;
  parameter clock_cycle = 100;
  reg clk;
  wire reset :
  wire [1:0] request ;
  wire [1:0] grant ;
  arb dut(
      .clk (clk),
      .reset (reset),
      .request (request),
      .grant (grant)
   );
   arb test testbench(
         .clk( clk ),
         .reset_p( reset ),
         .request_p( request ),
         .grant_p(grant)
   );
   initial begin
      clk = 1'b0;
      forever begin
          #(clock cycle/2) clk = ~clk;
      end
   end
endmodule
```

- Top level module instantiate program and dut.
- Stand alone regs and wire apprach for sampling
 - Reg based clocking element doesn't relate any design elements.



Verification Results

Chronologic VCS simulator copyright 1991-2008 Contains Synopsys proprietary information. Compiler version B-2008.12; Runtime version B-2008.12; Dec 21 09:52 2010 Task reset_test: asserting and checking reset 200 Passed Task drive_test1: driving request and checking grant for CPU0 400 Passed 600 Passed Task drive_test2: driving request and checking grant for CPU1 800 Passed 1000 Passed Task drive_test3: driving request and checking grant for both CPU0 and CPU1 1200 Passed 1500 Passed 1700 Passed \$finish called from file "arb_test.v", line 61. 1700 \$finish at simulation time VCS Simulation Report Time: 1700 CPU Time: 0.010 seconds: Data structure size: 0.0Mb Tue Dec 21 09:52:11 2010



Memory Controler block

- Reads requests from the system bus and generates control signals for the SRAM devices
- Reads data and transfers it back to the bus





Timing Diagrams

Valid Read Operation



Valid Write Operation





Timing Diagrams



© Synopsys 2010

SYNOPSYS® Predictable Success

Testing: the Interface



- We create an interface to manage the interconnection of our devices.
- We define the sampling nature of our signals by creating clocking block



Testing: the Top level module

```
module cntrlr_test_top;
   parameter clock_cycle = 100;
   bit clk :
   cntrlr intf intf(clk);
   cntrlr_test_test_program(intf);
   cntrlr dut(
         .clk ( clk ),
         .reset ( intf.reset ),
         .busAddr ( intf.busAddr ),
         .busData ( intf.busData ),
         .busRdWr_N ( intf.busRdWr_N ),
         .adxStrb ( intf.adxStrb ),
         .rdWr_N ( intf.rdWr_N ),
         .ce0 N (intf.ce0 N),
            ...
   );
   initial begin
       clk = 1'b0:
       $monitor("copi %d : %d", intf.ramAddr,$time);
       forever begin
          #(clock_cycle/2) clk = ~clk:
       end
   end
endmodule
```

• We use the interface to create connections between the program and DUT.

 Clock inputs the clockblocking module.



Testing: Simulating SRAMs

virtual class device: task driveRamData(input logic [7:0] data); vintf.CBcntrlr.ramData <= data; endtask function logic [7:0] getBusData(); return vintf.CBcntrlr.busData: endfunction function logic [5:0] getRamAddr(); return vintf.CBcntrlr.ramAddr: endfunction function logic [7:0] getRamData(); return vintf.CBcntrlr.ramData; endfunction function logic getRdWr_N(); return vintf.CBcntrlr.rdWr_N; endfunction extern virtual function logic getCe_N(); extern virtual task waitCe_N(); endclass

class device0 extends device; function logic getCe_N(); return vintf.CBcntrlr.ce0_N; endfunction task waitCe_N(); @vintf.CBcntrlr.ce0_N; endtask endclass

class device1 extends device; function logic getCe_N(); return vintf.CBcntrlr.ce1_N; endfunction task waitCe_N(); @vintf.CBcntrlr.ce1_N; endtask endclass

Testing: Creating a Program





. . .

Testing: Reset Sequence & Test

```
//reset sequence
task resetSequence ();
    $write("Task resetSequence entered\n");
    vintf.CBcntrlr.reset <= 1'b1;
    vintf.CBcntrlr.ramData <= 8'bzzzzzzz;
    repeat (2) @vintf.CBcntrlr;
    vintf.CBcntrlr.reset <= 1'b0;
endtask</pre>
```

```
//Check state of controller after reset!
task resetCheck ();
    $write("Task resetCheck entered to check reset values\n");
    //all chip enables must be deasserted
    expect(@(vintf.CBcntrlr) ##[0:10] vintf.CBcntrlr.ce0_N === 1'b1);
    assert (vintf.CBcntrlr.ce1_N == 1'b1);
    assert (vintf.CBcntrlr.ce2_N == 1'b1);
    assert (vintf.CBcntrlr.ce3_N == 1'b1);
    endtask
```



Testing: Read & Write Operations

```
// low level task to drive a read onto the bus
task readOp (bit [7:0] adx);
    $write("Task readOp : address %0h\n", adx);
    vintf.CBcntrlr.busAddr <= adx;
    vintf.CBcntrlr.busRdWr_N <= 1'b1;
    vintf.CBcntrlr.adxStrb <= 1'b1;
    @vintf.CBcntrlr.adxStrb <= 1'b1;
    @vintf.CBcntrlr vintf.CBcntrlr.adxStrb <= 1'b0;
endtask
```

```
//low level task to drive a write onto the bus
task writeOp (bit [7:0] adx, bit [7:0] data);
    $write("Task writeOp : address %0h data %0h\n", adx, data);
    @vintf.CBcntrlr
    vintf.CBcntrlr.busAddr <= adx;
    vintf.CBcntrlr.busData <= data;
    vintf.CBcntrlr.busData <= 1'b1;
    vintf.CBcntrlr.busRdWr_N <= 1'b0;
    @vintf.CBcntrlr vintf.CBcntrlr.adxStrb <= 1'b0;
    vintf.CBcntrlr.busRdWr_N <= 1'b1;
    vintf.CBcntrlr.busData <= 8'bzzzzzzz;
endtask
```



Testing: More Checkers

```
//Checker to Verify sram write on a particular
// device meets the timing
task checkSramWrite ( device device_id,
             bit [5:0] adx, bit [7:0] data);
  expect (@(vintf.CBcntrlr) ##[1:5]
            device id.getRamAddr() == adx);
  expect (@(vintf.CBcntrlr) ##[0:2]
           device_id.getRamData() == data);
  assert(device id.getRdWr N() == 1'b0);
  assert(device_id.getCe_N() == 1'b0);
  assert(device id.getRamData() == data);
  assert(device_id.getRamAddr() == adx);
   @vintf.CBcntrlr
  assert(device_id.getRdWr_N() == 1'b1);
  $write("Task checkSramWrite:
           Address %0h data %0h\n",
          vintf.CBcntrlr.ramAddr, vintf.CBcntrlr.ramData);
  assert(device_id.getCe_N() == 1'b1);
  assert(device_id.getRamData() == data);
  assert(device_id.getRamAddr() == adx);
endtask
```

```
task checkAllAddresses ();
   device dev:
   bit [7:0] index;
   bit [7:0] data;
   $write("Task checkAllAddresses entered\n");
   for (int i = 0; i < 256; i++) begin
      $write("Expect6: Index %0d time %0d\n", i, $time);
      index = i:
      data = 8'h5a:
      writeOp (index, data);
      case (index[7:6])
         2'b00: dev = d0:
         2'b01: dev = d1:
         2'b10: dev = d2:
         2'b11: dev = d3:
      endcase
      checkSramWrite (dev, index[5:0], data);
      readOp(index);
      checkSramRead (dev, index[5:0], data);
  end
```

endtask



How to get full example

- The files for this tutorial can be accessed in the following directory: \$VCS_HOME/doc/examples/testbench/sv/ tutorial.
- Don't forget to check out full system testbench for more on threading and coverage tests.



Bonus Track



Coverage-Driven Verification

Phases of random stimulus based verification



Predictable Success

Verification Methodology Manual (VMM)

• Encapsulate testbench components in OOP Class





What Does VMM Provide?

Coding Guidelines



- One environment many tests
- Coverage-driven
- Modeling Approach
 - Transactions
 - Variant Data
 - Transactor Control
 - Transactor Interfacing
 - Simulation Control





- Coding Standards
 - Data & Transactions
 - Transactors
 - Verification Environments
- Building Blocks
 - Transaction Interface
 - Message Service
 - Event Notification



VMM enabled

References

- "IEEE Standard for System Verilog-Unified Hardware Design, Specification, and Verification Language," *IEEE STD 1800-2009*, vol., no., pp.C1-1285, 2009
- Bergeron, J., Cerny, E., Hunter, A., Nightingale, A., "Verification Methodology Manual for System Verilog", Springer 2006, XVIII, 510p
- VCS® MX / VCS® MXi Online documentation, Synopsys, June 2010.



Simulation with VCS



Outline

- VCS introduction
 - VCS Basics
 - DVE GUI Basic
- HDL Debug with DVE
 - Overview
 - Controlling the Simulation
 - Waveform Features
 - Features for Debugging



VCS INTRODUCTION



Agenda

- VCS Basics
- DVE GUI Basic



VCS MX Supports Two Major Flows

- 2-step flow for pure-Verilog users
 - Compilation, Simulation
- 3-step flow for mixed-language users
 Analysis, Compilation, Simulation
- Why have 2 flows?
 - VHDL requires bottom-up analysis
 - Many Verilog users are familiar with traditional "Verilog-XL" flow



VCS MX Setup

• \${VCS_HOME} should point to the root of the VCS installation

setenv VCS_HOME /tools/vcs/vcs2009.06-3
export VCS_HOME=/tools/vcs/vcs2009.06-3

- Optionally add \${VCS_HOME}/bin to your path
- \${LD_LIBRARY_PATH} should point to the license server

- Optionally, you could use \${SNPSLMD_LICENSE_FILE}



Flow Overview: Mixed-Language

3-Step Flow (UUM)

Map Logical Libraries synopsys_sim.setup

Analyze Source Files

vlogan <files.v>
vhdlan <files.vhd>
syscan <files.cpp>

Elaborate/Compile Design vcs <option> <design_top>



 Map VHDL Logical Libraries -synopsys_sim.setup Analyze all Verilog source -Command: vlogan Analyze VHDL source - bottom-up - Command: vhdlan •Compile the design -Command: vcs

- Simulate the design
 - -Command: simv

VCS MX Setup File

example synopsys_sim.setup file

- -- Example synopsys_sim.setup
- -- see \${VCS_HOME}/bin/synopsys_sim.setup

-- Logical Library Mappings WORK > TB_LIB TB_LIB : /prj/libs/tb_lib

- DUT_LIB : /prj/libs/dut_lib
- IP_BLOCK : \${VENDOR_LIB_PATH}

```
-- Simulator Variable Settings
ASSERT_STOP = ERROR
ASSERT_IGNORE = WARNING
TIME RESOLUTION = 10 ps
```





Flow Overview: Pure Verilog 2-step Flow



Compile the design

- Specify all Verilog source code
- Command: vcs
- Simulate the design
 - Command: simv
- •Notes:
 - No setup file is needed
 - Verilog has no concept of logical libraries



Generating the executable

3

vcs entity_or_config_or_module <options>

- Elaboration and compile in a single step
- Elaboration
 - Binds the design hierarchy
 - Final reference resolving
- Compile
 - Code generation, Optimizations
 - Creates statically linked simulator executable (simv)



Common MX Elaboration options



-o <simv_name>
-ucli
-ucli
+incdir+<directory>
-l <logfile>
-R
-gui
-P pli.tab
-sverilog
<.c|.o files>
-debug all | -debug | -debug pp

- output user defined simulation name
- enable command line interface
- search paths for `include
- creates runtime logfile
- runs the **simv** immediately after compile
- starts simv in DVE after compile
- compiles user-defined system tasks
- Selects Verilog version IEEE1800
- Adds C or object files to compile or link
- enable debug capabilities

use 'vcs -help' other options



VCS Compilation Command Format



% vcs [compile_time_options] source_files

- compile_time_options
 - Controls how VCS compiles the source files
 - Critical for debug and performance
- source_files
 - Verilog source files: DUT and Testbench (SystemVerilog)
 - Vera
 - C/C++ source files
- Generates default executable binary named "simv"



Handling Different Verilog Versions



- "byte" is a reserved keyword in SystemVerilog
- Tell VCS which version by file extension:

% vcs -sverilog +verilog2001ext+.v2k +verilog1995ext+.v95

% vcs +v2k +systemverilogext+.sv +verilog1995ext+.v95

% vcs +verilog2001ext+.v2k +systemverilogext+.sv

Assumes SV

Assumes v2k

Assumes v95



Interactive Mode

- Interactive is single user mode
- Starting from a compilation

```
% vcs <universal> <options> -R -gui -debug all
```

-R Starts simulation immediately after compilation
 -gui Enables DVE to start at runtime, stops at time 0

- Run the Simulation (either Verilog or MX)
 - Batch/regression mode

% simv

- Interactive mode: with DVE simulation GUI

% simv -gui <options>



Performance Considerations

What Affects Simulation Speed?

- Excessive I/O
- Inefficient PLI
- Enabling debug features
- Coding styles
- Compile time options
- 32-bit vs. 64-bit



Predictable Success

Additional Resources

- Help for executable commands
 - %> command_name -help
- VCS/MX Documentation (Start with chapter "Migrating to VCS MX".)
 *> vcs -doc
- SNUG Papers and Tutorials
 <u>http://www.snug-universal.org/papers/papers.htm</u>
- Self service using the Knowledge Database <u>http://solvnet.synopsys.com</u>
- Examples \${VCS HOME}/doc/examples







Questions and Help:

VCS_Support@Synopsys.com



Agenda

- VCS Basics
- DVE GUI Basic



Discovery Visual Environment



Intuitive GUI to Quickly Find Bugs

RTL or Gate Assertions Testbench Coverage **Multiple Languages** Verilog VHDL C/C++ SystemC SystemVerilog OpenVera Analog **Supported Flows** Interactive Post-simulation analysis




Discovery Visual Environment





Testbench Thread Debugging

SystemVerilog Testbench

- Effective debugging of threads and inter-process communication
 - Put breakpoints on lines, threads activation, semaphore & mailbox statuses
 - Display class contents and any other dynamic objects
 - Automatically updates as simulation progresses
 - Waveform support of global and static variables



Discovery Visual Environment

Two methods of debugging

- 1. Interactive Debug
 - Source browsing, line stepping, breakpoints, etc
- 2. Post-simulation Debug
 - Generate a VPD (VCD+) containing all waveforms
 - Debug simulation after-the-fact
 - Speeds up the overall debug process!
 - Instant access to all values at all times during the simulation
 - Makes better use of your simulation licenses
 - Standalone GUI does not use a simulation runtime license



Selected Online DVE Training Videos

- Testbench debugging with DVE: <u>https://solvnet.synopsys.com/retrieve/023564.html</u>
- DVE Flows : RTL Debug <u>https://solvnet.synopsys.com/retrieve/025671.html</u>
- DVE : Driver Tracing <u>https://solvnet.synopsys.com/retrieve/021729.html</u>
- DVE FAQ

https://solvnet.synopsys.com/retrieve/019017.html



HDL DEBUG WITH DVE



Documentation



- User reference manual in html format
 - Now viewable in any web-browser with easy expand/collapse listings, tabs for Index, Contents, Search and Favorites
 - Point browser to \$VCS_HOME/doc/UserGuide/userguide_html
 - vcs doc
- Release notes (DVE)
 - \$VCS_HOME/gui/dve/doc/DVEReleaseNotes.txt
- Quick start example
 - \$VCS_HOME/gui/dve/examples/tutorial/quickstart/quickStart.html
 - Help-> Tutorial (for Mixed HDL)
- Within DVE:

or

% vcs -doc

-	DVE – TopLevel.1 – [Source.1 –
Eile Edit ⊻iew Simulator Signal Scope :	<u>T</u> race <u>W</u> indow <u>H</u> elp
0 x1s 🔻 🛛 🚅 😰 💬 🎒 📗	※ 🖻 🛱 🗙 🚺 DVE <u>H</u> elp F1
	A Quick Start Verilog Example
X	A Quick Start Mixed Example
	Tutorial for Mixed Example
	<u>About</u>
Hierarchy V	variable

Agenda

- Overview
- Controlling the Simulation
- Waveform Features
- Features for Debugging



DVETM Discovery Visual Environment

Design Debug Productivity

DVE – TopLevel.1 – [Source.1 – wb_dm	na_test_top.tb.\wb_slave::main.unn	amed\$\$_2.unnamed\$\$_8.u	innamed\$\$_32: slave.sv]	· []
Elle Edit View Simulator Signal Scope Trace Window Help				
50140 x1s 🔻 📴 🕾 🗭 🙆 🛛 X 🗈 🕮 🗡 🗱 🌢	u	③ 6 년 년 일) 🕀 🍣 🗍 🖡 🆆 Any Edge	• 1
<mark>●</mark> ▲ ▲ ↓ ↓ ↓ ♥ • ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ●	• & • Z 🖻 • 🛛 🗞 🔍 🖤 🔍 Q	& Q (Q (Q (Q (Q (Q (Q (Q (Q (Q	×	
	🔟 🔤 Source.1 - wb_dma_test_top.tb.\w	/b_slave::main .unna 💶 🗵 🗙	Schematic.3 wb_dma_tes	t_top.dut.u0.u0 💶 🗵 🛛
	315 if (req.	kind == wb_cycle::WRI		^
Hierarchy Variable Value Type	▲ 316 bit [63:0] dat;		
=== \$root (Root) Th	' 317 bit [15:0] tag;		
b = wb_dma_test M = b - D ch_tx00010040 Wire(P	⇒ 319 @ (th	is.sigs.sck);		
dut (wb_d M → D- clk 'h1 Wire(P	320			
Fst 'h1 Wire(P	321 dat =	this.sigs.sck.wdat;	[31:4]	
ten - D pointe	322 if (d	at !== req.data)	wb_rf_dh wb_rf_dh(31:4)	pointer_ass
Check M	323 tag =	this.sigs.sck.wtgd:		"patras 12 Para
tatation and the second secon	325 if (t	ag !== req.tgd)	wa_rf_we	
1 u2 (wb M 0 + ch_ad 'h62f97004 Wire(P	326 V	um_error(this.log, %p	pengene politer_e	ak ^o
1 u3 (wb M B D ch_a 'h822b1280 Wire(P	327 end		via rf ad12:01	
	329 \`vmn cal	lback(wb slave callba		
the sw_p ntacabecc wire(P the sw_p ntacabecc wire(P the sw_p the st t	330	post cycle(this		
■ u6 (wb M Ho Reg(Po	331		w_D(Jal(31.2) Si →_atr(131:2)	
The first int int int int wire (Point int int int int int int int int int	332 end	-1	(b_a01(31:2)	
HE WO WO M. M. HE P-Wh ff hzzzzzzz Wire(P	333 end 334 4		<r inclusion<="" td=""><td>a second a</td></r>	a second a
	Coto to urce/syth/wh dros th/w	h if/elove ev 274 V Reuse	au 3 12.000 C	cituari y cituar 🗸
→ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓				
	🔟 🔄 slave.sv 📴est_top.dut.u0.u0			
Assertions 🔽 all 💽 at time 🗹 curre	int 🔽 to end 🔽			s C <u>s</u> uccesses C <u>a</u> ll
Name	Instance	Start End $\overline{\vee}$ Delta	Reason Failures	Successes Ir 📥
p. V loop_A[17].min_g_0_max_e_0.assert_arbiter_req_granted	wb_dma_test_top.dut.u1.arb_u1.arb_u1	24860 24860 0	(Igrants[17]) 3	13 0
Iv loop_A[9].min_g_0_max_e_0.assert_arbiter_req_granted	wb_dma_test_top.dut.u1.arb_u1.arb_u1	27380 27380 0	(Igrants[9]) 2	12 0
the loop Al71.min o 0 max e 0.assert arbiter red granted	wb dma test top.dut.u1.arb u1.arb u1	31480 31480 0	(larants(7)) 5	15 0
Name filter: * Instance filter: *		#Attempts - failures:	10 v successes: 10	▼ incompletes: 10 ▼
Offending '(!grants[7])'				
SVA_CHECKER_ERROR : ASSERT_ARBITER : Arbitration	Error ### ARB Assertion: Chanr	el Arbiter Error! : :	severity 0 : time 47240	0000000000ns : wb
slave.sv, 319 : @ (this.sigs.sck);				
<pre>"/global/apps3/vcsnx_2006.06-SP2-6/packages/sva/ Offending 1(larapts[12]))</pre>	'assert_arbiter.sv", 482: wb_dma	_test_top.dut.ul.arb_ul	.arb_ul.loop_A[17].min_	g_0_max_e_0.asse
SVA CHECKER ERROR : ASSERT ARBITER : Arbitration	Error ### ARB Assertion: Chann	el Arbiter Error! : :	severity 0 : time 48900	000000000ns : wh 🚚
Log (History /				
dve>				
Ready	🚇 ed\$\$_2.unnamed\$\$_6.u	nnamed\$\$_32 ⊨>>\$_8.unname	d\$\$_32.unnamed\$\$_40 50	140s 🛒 🚰 😫 🔛 🎽

Docked windows inside workspace boundaries

• Intuitive and Easy to Use

Quickly Find Bugs

- RTL or Gate
- Assertions
- Testbench

Supports

•

•

- Interactive and
- Post-simulation analysis

Multiple Languages

- Verilog
- VHDL
- C/C++
- SystemC
- SystemVerilog
- OpenVera

Context Sensitive Menus (CSM)

- Point at an object
 - Signals, instances, ports, panes, and assertions.
 - Configure main toolbar
- Click Right Mouse Button (RMB) down
 - Menu appears with relevant options
- Click on choice



Object Selection

- Objects
 - Instance, Signal, Class, Assertion, etc...
- Drag and Drop
 - Point at an object in a pane or window
 - Hold LMB down
 - Drag object to a new location and release
- Select Multiple Items
 - LMB and Control key (to add or remove an item to selection)
 - LMB and Shift key (to group select)
 - LMB and drag to select a group of objects



Invoking DVE Interactive Mode

Starting from compilation

% vcs *source.sv* -R -gui -debug all

-R	Runs executable immediately after compilation (optional)
-gui	Enables DVE
-debug	Enables command line debugging (no line stepping)
-debug_all	Enables command line debug including line stepping (optional)
-ucli	Forces runtime to go into UCLI debugger mode (optional)

• Start DVE from existing simulation executable

% simv -gui



Invoking DVE **Post-Processing Mode**

Launch DVE GUI •

% dve &

- Open database (vcd,vpd) •
 - Click the Open Database icon open dialog box



Open simulation file



🔀 Open Datab	ase	
Look in: //home/	orramir/2010/vcs_examples/lab_example/	£ 💣 🏢 🏛
DVEfiles		
🚞 simv.daidir		
inter.vpd		
File <u>n</u> ame:		<u>O</u> pen
File <u>t</u> ype:	Database Files (*.vpd;*.vcd;*.dump)	Cancel
<u>D</u> esignator:	VI	
Time <u>r</u> ange from:	to:	Time Range







Synopsys® Predictable Success

Agenda

- Overview
- Controlling the Simulation
- Waveform Features
- Features for Debugging



Interactive Simulation Control - (1/3)

- Simulation execution
 - Click the continue icon 4 to "start/continue"
 - Click the stop icon 🛑 to stop
 - Enter a ucli command 7
 - ucli% run (run until break point)
 - ucli% run 100 (run for 100 time units)
 - ucli% run 100ms (run for 100 ms)
 - ucli% stop -assert chkRstSeq -any (assertion break point)
 - ucli% run -posedge wb_ack_i (run until positive of wb_ack_i)
 - Use simulator controls to set a simulation break point and run





Interactive Simulation Control - (2/3)

- Simulation controls
 - Click step icon ¹/₁ to simulate to next executable line
 - Click next icon pt to step over tasks and functions
 - Click restart icon
 to reset simulation to time zero
 - ucli commands
 - ucli% step
 - ucli% next
 - ucli% restart
- Finishing the simulation
 - Tcl command "finish" works the same as \$finish system task



Interactive Simulation Control - (3/3)

- Stepping source (-debug_all)
 - Start / Continue
 - Step over tasks and functions
 - Simulate next executable line
 - Generative thread (testbench specific)
 - Step into any testbench thread (testbench specific)
 - Step out of tasks and functions
 - Restart simulation







Interactive Debug – Source Window



SYNOPSYS® Predictable Success

Agenda

- Overview
- Controlling the Simulation
- Waveform Features
- Features for Debugging





Predictable Success

Wave Window

Managing Signals

- Viewing signals
 - Select object (signals, scopes or assertions)
 - Click the wave icon
 to add objects to a wave window
 - Use CSM and select 🛛 Add To Waves 🔰 item
 - Double click on a failing assertion summary tab
 - Or drag and drop object to open wave window
- Grouping signals
 - Select object (signals, scopes or assertions)
 - Use CSM and select
 - Or drag and drop object to open signal groups pane
 - Or drag and drop object to desired group in open wave window



- MMB on existing group to append signals to end of existing group
- MMB on signal name to insert signals after desired signal

Add signals as normal

- Add waves icon
- CSM
- Hotkey (default: Ctrl+4)





Agenda

- Overview
- Controlling the Simulation
- Waveform Features
- Features for Debugging



User Defined Radices

- User Defined Radices
 - Toolbar menu: <u>Signal -> Set Radix->User-Defined->Edit</u>
 - Import or export user types:

IDLE 11'b0000000001 -- file format

-		D۷	'E – TopLeve	l.2 - [Wave.1]				· []
🖺 <u>F</u> ile <u>E</u> dit <u>V</u> iew Si <u>m</u> u	lator Signal <u>S</u> cope <u>T</u>	race <u>W</u> indow <u>H</u> elp						_ 8 ×
344177600 x 10ps	😂 🗳 🕌 🛛 🕹 🖷	🛛 🗙 👪 state 💽 🛃	n n, 🛛 🖡	📗 🕹 🚯 🚯 🗉	🔶 🔶 🗛	y Edge 💽 🛛 📴 📭 🖷		<u>.</u>
<u> </u>	, o, o, o , o, o ,							
*			C1:344177600					
Name	Value	344176000 344177	000 344178000) 34417,9000 344	180000 3	— Edit Use	er-Defined Radix	
write_hold ∎ write_r	St1 St0->St1					User-Defined Radix: dma	type 💌 Ne <u>w</u>	<u>D</u> elete
> dma_done_all	St0					Value	Display	_
Dde_txsz_we ⊕adr0_cnt_next[29	5t0 9 30'h0000 0004 5t0	0000 0004)(0000 0005		11'b00000000010 11'b00000000010	READ	
∎ state[10:0]	READ->WRITE	(002)	004 X	002 / 004	χοι	11'b00000001000	UPDATE	
∎ state[10:0]	READ->WRITE) READ	WRITE X	READ <mark>(</mark> WRITE	X RE	11'50000010000	LD_DESC1	
in ext_state[10:0]	11'h004->11'h002	002 (004)	<u> </u>	<u>004 X 002</u>	<u> </u>	11'60000100000	LD_DESC2	
— ∎ m0 we	St0	0 5000	0000 110	0000000 150	000000	11'b00010000000	LD_DEC4	
		I				11'b0010000000	LDDEC_5	
🚰 Wave.1						11'b0100000000	WB	
Ready			[1 [state[10:0]] test.	u0.u2 ⊨> :		PAUSE	• •
To create a user-defined radix click New			V.	Import Export	Add <u>R</u> ow	Delete Row		
enter a radix name, then press Return			-,	<u>o</u> k <u>c</u>	ancel <u>A</u> pply	ips >>		



Waveform Compare Tool

- Compare two signals, scopes or designs
 - Toolbar menu: <u>Signal -> Compare</u>
 - A new signal is created for each compare point



design 1

Example – Comparing Interactive simulation signal (design 1) to post processed reference simulation (design 2)

design 2

Searching for Objects

- Toolbar menu: <u>Edit -> Search for Signals/ Instances or click</u>
 - Viewing objects
 - Select objects
 - Right click to activate CSM
 - Select window type
 - e.g. Wave

Filter results
-D- Ruffer
• <u>D</u> uner • Linkage
Wire/Signal
□ Beg/Variable
D Andredate
↑ Event
• Parameter
t Constant
 Others
3 3 <all></all>



Predictable Success

Tracing Drivers & Loads

- Problem
 - A number of signals exhibiting less than desirable values
- Solution
 - Perform a "backtrace"
 - Displays a list of active drivers/loads at specified time
 - Trace back to the earliest unwanted signal transition or value
 - Identify signal responsible for the erring behavior
 - Reapply procedure, and eventually locate source of misbehavior
- Displaying Drivers/Loads
 - In any DVE analysis window highlight or select a signal
 - Then simply click either the b driver or b load icon
 - Or in a Wave or list window double click on signal



Driver / Load Pane



10

Predictable Success

Schematic Window



SYNOPSYS® Predictable Success

Path Tracing



Predictable Success

10 2



- We will finish with a 30 min lab to test the basics.
- Individual work.
- When finish you check out:
 - \$VCS_HOME/doc/examples/testbench/sv/tutorial
- We will be around for at least 60 min for questions.



What Is the Device Under Test?

A router:





A Functional Perspective





The Router Description

- Single positive-edge clock
- Input and output data are serial (1 bit / clock)
- Packets are sent through in variable length:
 - -Each packet is composed of two parts
 - Header
 - Payload
- Packets can be routed from any input port to any output port on a packet-by-packet basis
- No internal buffering or broadcasting (1-to-N)



Input Packet Structure

- frame_n:
 - Falling edge indicates first bit of packet
 - Rising edge indicates last bit of packet
- din:
 - Header (destination address & padding bits) and payload
- valid_n:
 - valid_n is low if payload bit is valid, high otherwise



Output Packet Structure

- Output activity is indicated by: frameo_n, valido_n, and dout
- Data is valid only when:

 frameo_n output is low (except for last bit)
 valido_n output is low
- Header field is stripped




Reset Signal

- While asserting reset_n, frame_n and valid_n must be de-asserted
- reset n is asserted for at least one clock cycle
- After de-asserting reset_n, wait for 15 clocks
 before sending a packet through the router





- We will finish with a 30 min lab to test the basics.
- Individual work.
- When finish you check out:
 - \$VCS_HOME/doc/examples/testbench/sv/tutorial
- We will be around for at least 60 min for questions.

